

## Comparative analysis of CMOS and GDI techniques for a 4 bit Multiplier

Sadhu Satya Sravani<sup>1</sup>, Steffi Philip Mulamoottil<sup>2</sup>

<sup>1</sup>(Assistant Professor, ECE, Sridevi Women's Engineering College, India)

<sup>2</sup>(Assistant Professor, ECE, Sridevi Women's Engineering College, India)

**Abstract:** VLSI technology has developed over the year's enhancing the performance of chips in terms of two basic constraints viz., delay and power. This paper basically focuses on the implementation of the technique on combinational logic circuits and experimental delay results have been produced. A 4\*4 array multiplier can be designed using logical circuits such as AND gate, EXOR gate, Full adder and Half adder. The multiplier is designed using Gate Diffusion Input (GDI) technique. Multiplier is implemented in digital schematic tool. The Layout of the multiplier is obtained and power is calculated in microwind tool along with input and output analysis. This paper shows the comparative study of 4\*4 array multiplier using GDI and CMOS technique. The comparative study between GDI and CMOS technique shows GDI is the better one in terms of delay and area.

Date of Submission: 02-12-2019

Date of Acceptance: 16-12-2019

### I. Introduction

The most commonly used circuit in the digital devices is Multiplier. To achieve high data throughput most high performance processors rely hardware multiplication. Depending Upon the application in which they are used, there are various types of multipliers available. GDI(Gate

Diffusion Input) a new technique of low power digital combination circuit. The GDI cell is similar to a CMOS inverter structure. Basic GDI cell consist of three input terminals. They are

- 1) G-common inputs to the gate of NMOS&PMOS
- 2) N- input to the source/drain of NMOS
- 3) P- input to the source/drain of PMOS

Bulks of both nMOS and pMOS are connected to N or P (respectively), so it can be arbitrarily biased at contrast with a CMOS inverter




Figure 1: Circuit Diagram of GDI Cell

### II. 4 \* 4 Array Multiplier using GDI

A 4\*4 Conventional array multiplier is known for its regular structure. The Circuit is based on addition and shift algorithm. The partial product is obtained by the multiplication of multiplicand with one bit of multiplier. These partial products are shifted according to their bit orders and then added. The operation of addition is performed by carry propagate adder. For an N bit multiplier, the number of adders required is N-1.




Figure 2: Block diagram of 4\*4 Array Multiplier

				A3	A2	A1	A0	Inputs
	x			B3	B2	B1	B0	
		C	B0 x A3	B0 x A2	B0 x A1	B0 x A0		Internal Signals
	+		B1 x A3	B1 x A2	B1 x A1	B1 x A0		
		C	sum	sum	sum	sum		
	+		B2 x A3	B2 x A2	B2 x A1	B2 x A0		
		C	sum	sum	sum	sum		
	+		B3 x A3	B3 x A2	B3 x A1	B3 x A0		
		C	sum	sum	sum	sum		
	Y7	Y6	Y5	Y4	Y3	Y2	Y1	Y0
								Outputs

All the partial product rows of the multiplier are as same as that of the conventional adder. For Example, the fourth carry is given as input to the fifth column instead of zero. The carry of fifth column is forwarded as input to sixth column and so on. The carry of the seventh column of the adder is not neglected. It is considered as Most Significant Bit (MSB).

4\*4 Array Multiplier has been implemented using GDI and CMOS technique. The Schematic for the multiplier is given below




Figure 3: 4\*4 array multiplier using GDI cell

### III. Implementation and Results

The multiplier is implemented using Digital Schematic and Export Microwind. The tool Digital schematic is used for logic design. Based on primitives, a hierarchical circuit can be built and stimulated. The tool provides delay and power consumption calculation Microwind tool is used for designing and stimulating circuits at layout level. The schematics and Implementation results are given below




Figure 4: Schematic of CMOS 4\*4 Array Multiplier using Digital Schematic tool




Figure 5: Circuit level Simulation Result of 4\*4 Array Multiplier using CMOS in Digital Schematic tool




Figure 6: layout Level Simulation result of 4\*4 Array Multiplier using CMOS in microwind Tool




Figure 7: Schematic of 4\*4 GDI Array Multiplier using Digital Schematic tool




Figure 8: Circuit level Simulation Result 4\*4 Array Multiplier using GDI in Digital Schematic tool




Figure 9: layout Level Simulation result of 4\*4 Array Multiplier using GDI in microwind tool

#### IV. Conclusion

A 4\*4 Array multiplier was designed using GDI and CMOS. Numerous logic gates and high-level digital circuits are implemented in various methods and process technologies, and their simulation results are discussed. Comparisons with existing CMOS was carried out, showing an up to 50% reduction of power in GDI over CMOS and significant improvements in performance, as well as decreased number of transistors and area in most simulated GDI circuits over CMOS .In Future perspective higher order multiplier can be implemented using same methodology, pipelining of the circuit can be done to increase the throughput. A low swing multiplier can be designed by Modified Gate Input Diffusion technique.

**References:**

- [1]. K. Yano, Y. Sasaki, K. Rikino, and K. Seki, "Top-down pass-transistor logic design," IEEE J. Solid-State Circuits, vol. 31, pp. 792–803, June 1996.
- [2]. T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's," IEEE Trans. Electron Devices, vol. 40, pp. 118–124, Jan. 1993.
- [3]. V. Adler and E. G. Friedman, "Delay and power expressions for a CMOS inverter driving a resistive-capacitive load," Analog Integrat. Circuits Signal Process., vol. 14, pp. 29–39, 1997.
- [4]. J. R. Burns, "Switching response of complementary symmetry MOS transistor logic circuits," RCA Rev., vol. 25, pp. 627–661, Dec. 1964.
- [5]. A. Morgenshtein, A. Fish, I. A. Wagner, 2002, "Gate-Diffusion Input (GDI)-A Power efficient Method for Digital Combinational Circuits", IEEE Tran. VLSI, Vol. 10, no. 5 pp 566-58
- [6]. R. Zimmermann, W. Fichtner, "Low-Power Logic Styles: CMOS Versus Pass-Transistor Logic", IEEE Journal of Solid-state Circuits, vol. 32, no. 7, pp. 1079-1090, June 1997.
- [7]. Arkudiy Morgenshteid, Alexander Fish and Israel A. Wagner, "GATE-DIFFUSION INPUT (GDI) - A NOVEL POWER EFFICIENT METHOD FOR DIGITAL CIRCUITS: A DESIGN METHODOLOGY
- [8]. Sudeshna Sarkar, Monika Jain, Arpita Saha, Amit Rathi, Gate Diffusion Input: A technique for fast digital circuits, Volume 4, Issue 2, Ver. IV (Mar-Apr. 2014), PP 49-53 e-ISSN: 2319 – 4200, p-ISSN No. : 2319 – 4197
- [9]. Kunal & Nidhi Kedia, GDI Technique: A Power Efficient Method for Digital Circuits, ISSN(print) 2278-8948, volume-1, 2012
- [10]. Microwind & DSCH User's Manual, User manual Lite Version Etienne Sicard, www.microwind.org

Sadhu Satya Sravani. "Comparative analysis of CMOS and GDI techniques for a 4 bit Multiplier." IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) 14.6 (2019): 16-20.